

REPLACEMENT SHEET




Figure 1




Figure 2

REPLACEMENT SHEET




Figure 3

50 Current State Bits $S_n^1 \quad S_n^0$		52 Input Signal Bits $X_n^0$	54 Output Signal Bits $Z_n^1 \quad Z_n^0$	56 Next State Bits $S_{n+1}^1 \quad S_{n+1}^0$
0 0		0	0 0	0 0
		1	1 0	0 1
0 1		0	0 1	1 0
		1	1 1	1 1
1 0		0	0 0	0 1
		1	1 0	0 0
1 1		0	0 1	1 1
		1	1 1	1 0

Figure 4

# REPLACEMENT SHEET




Figure 5




Figure 9

# REPLACEMENT SHEET




Figure 6

# REPLACEMENT SHEET

84	86	88	90
Current State Bits $S_n^2 S_n^1 S_n^0$	Input Signal Bits $X_n^1 X_n^0$	Output Signal Bits $Z_n^2 Z_n^1 Z_n^0$	Next State Bits $S_{n+1}^2 S_{n+1}^1 S_{n+1}^0$
0 0 0	0 0	0 0 0	0 0 0
	0 1	0 1 0	0 0 1
	1 0	1 0 0	0 1 0
	1 1	1 1 0	0 1 1
0 0 1	0 0	0 0 1	1 0 0
	0 1	0 1 1	1 0 1
	1 0	1 0 1	1 1 0
	1 1	1 1 1	1 1 1
0 1 0	0 0	0 0 0	0 0 1
	0 1	0 1 0	0 0 0
	1 0	1 0 0	0 1 1
	1 1	1 1 0	0 1 0
0 1 1	0 0	0 0 1	1 0 1
	0 1	0 1 1	1 0 0
	1 0	1 0 1	1 1 1
	1 1	1 1 1	1 1 0
1 0 0	0 0	0 0 0	0 1 0
	0 1	0 1 0	0 1 1
	1 0	1 0 0	0 0 0
	1 1	1 1 0	0 0 1
1 0 1	0 0	0 0 1	1 1 0
	0 1	0 1 1	1 1 1
	1 0	1 0 1	1 0 0
	1 1	1 1 1	1 0 1
1 1 0	0 0	0 0 0	0 1 1
	0 1	0 1 0	0 1 0
	1 0	1 0 0	0 0 1
	1 1	1 1 0	0 0 0
1 1 1	0 0	0 0 1	1 1 1
	0 1	0 1 1	1 1 0
	1 0	1 0 1	1 0 1
	1 1	1 1 1	1 0 0

Figure 7

# REPLACEMENT SHEET




Figure 8




Figure 14

# REPLACEMENT SHEET

	110	112	114
	Current State of 4-State FSM at $T_1$	1 <sup>st</sup> Input Bit ( $X_n^0$ )	2 <sup>nd</sup> Input Bit ( $X_n^0$ )
58 ~	S0	0	0
60 ~	S1	0	1
62 ~	S2	1	0
64 ~	S3	1	1

116

Figure 10




Figure 11

REPLACEMENT SHEET




Figure 12

	110	112	114
	Current State of 4-State FSM at T <sub>1</sub>	1 <sup>st</sup> Input Bit ( $X_n^0$ )	2 <sup>nd</sup> Input Bit ( $X_n^0$ )
58 ~ S0	S0	1	1
60 ~ S1	S1	1	0
62 ~ S2	S2	0	1
64 ~ S3	S3	0	0

120

Figure 13



# REPLACEMENT SHEET

	124	126	128
	Current State of 8-State FSM at $T_1$	1 <sup>st</sup> Input Bits ( $X_n^1$ $X_n^0$ )	2 <sup>nd</sup> Input Bits ( $X_n^1$ $X_n^0$ )
92 ~	S0	00	00
94 ~	S1	00	10
96 ~	S2	01	00
98 ~	S3	01	10
100 ~	S4	10	00
102 ~	S5	10	10
104 ~	S6	11	00
106 ~	S7	11	10
		132	
		130	

Figure 15

# REPLACEMENT SHEET




Figure 16

# REPLACEMENT SHEET




Figure 17

REPLACEMENT SHEET

	124	126	128
	Current State of 8-State FSM at $T_1$	1 <sup>st</sup> Input Bits ( $X_n^1$ $X_n^0$ )	2 <sup>nd</sup> Input Bits ( $X_n^1$ $X_n^0$ )
92 ~	S0	11	10
94 ~	S1	11	00
96 ~	S2	10	10
98 ~	S3	10	00
100 ~	S4	01	10
102 ~	S5	01	00
104 ~	S6	00	10
106 ~	S7	00	00
			138
			136

Figure 18